Abstract-Droop-controlled distributed energy resource converters in dc microgrids usually show low output impedances. When coupled with ac systems, second-order harmonics typically appear on the dc-bus voltage, causing significant harmonic currents at the converters resource side. In this paper, we show how to reduce such undesired currents by means of notch filters and resonant regulators included in the converters control loops. The main characteristics of these techniques in terms of harmonic attenuation and stability are systematically investigated. In particular, it is shown that the voltage control-loop bandwidth is limited to be below twice the line frequency to avoid instability. Then, a modified notch filter and a modified resonant regulator are proposed, allowing to remove the constraint on the voltage loop bandwidth. The resulting methods (i.e., the notch filter, the resonant regulator, and their corresponding modified versions) are evaluated in terms of output impedance and stability. Experimental results from a dc microgrid prototype composed of three dc-dc converters and one dc-ac converter, all with a rated power of 5 kW, are reported.
Suppression of Second-Order Harmonic Current for Droop-Controlled Distributed Energy Resource Converters in DC Microgrids
I. INTRODUCTION D ISTRIBUTED energy resource (DER) and local customer loads can be integrated in the form of dc microgrids, improving system reliability and distribution efficiency [1] , [2] . In general, dc microgrids can be linked to the ac utility mains or ac microgrids through grid-interface converters (GIC), to allow power balancing flexibility and energy trading [3] , [4] . The layout of a representative dc microgrid is displayed in Fig. 1 . The authors are with the Department of Management and Engineering, University of Padova, 36100 Vicenza, Italy (e-mail:, guangyuan. liu@phd.unipd.it; tommaso.caldognetto@unipd.it; paolo.mattavelli@ unipd.it; paolo.magnone@unipd.it).
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Digital Object Identifier 10.1109/TIE.2019.2896071 Droop control is a common control strategy for dc microgrids, with the main merit of allowing voltage-controlled converters to operate in parallel without requiring communication [5] . By the droop control, the DER converters and the GIC contribute in regulating the dc-bus voltage, all behaving as grid-supporting units. On top of the droop loop, other control loops can be added to achieve various control targets. For instance, to obtain seamless transitions between power flow control and the droop control, an external power loop can be employed [6] . However, as long as the droop loops are included, DER converters have low output (i.e., dc-bus side) impedances at twice the line frequency 2ω g [7] .
In a small-scale dc microgrid, a single-phase bidirectional converter can be used as GIC [8] . In this case, when the GIC operates at unity power factor, a second-order ripple inevitably appears in the dc-bus voltage. This ripple also occurs with threephase GIC under unbalanced voltages [9] . Due to the limited output impedance of DER converters, such a second-order voltage perturbation causes large current fluctuations at the resource side of the converters, which is an unwanted effect. In some applications (e.g., fuel cells and batteries), the corresponding second-order harmonic current is detrimental, because it may shorten devices' lifetime [10] .
The issue of second-order harmonic current can be addressed by means of both hardware and control solutions. Hardware solutions, such as increasing the bus capacitance [11] , using different GIC topologies [12] , and installing active power decoupling circuits [13] - [15] aim at eliminating the bus voltage harmonic ripple with hardware modifications. As a consequence, the second-order harmonic currents in DER converters are also reduced. It is worth mentioning that nonlinear control approaches are adopted in [14] and [15] . While these nonlinear methods rely on the prior knowledge of the controlled system to obtain high performance, the linear ones, including the methods proposed in this paper, show the favorable feature of being more tolerant to the varying conditions that are typical of the addressed microgrid scenario. Moreover, without additional components, H-bridge rectifiers integrated with the active power decoupling function were proposed recently [16] , [17] . In this converter, one half-bridge is responsible for active power transmission, whereas the other one is used for power decoupling. This converter serves as a good interface between 380-V dc microgrids and 110-V ac utility grid. However, interfacing with 230-V ac grids, a commonly used voltage level in Europe, would require dc-bus voltages higher than 380 V (e.g., 500 V). Differently, techniques at the converters control level, which are addressed herein, allow to selectively mitigate harmonic currents at the resource side of DER converters in a flexible and effective way without requiring higher dc-bus voltages or hardware modifications [18] .
In [19] , knowing the bus capacitance and the GIC output power, the bus voltage second-order ripple is calculated and then compensated by adding a ripple cancelation term on the duty cycle of the GIC. However, this method hardly supports the plug-and-play connection of converters, which makes the dc-bus capacitance to vary unpredictably.
Second-order harmonic current suppression can be attained also by shaping the converters output impedance to be high at 2ω g . To this end, the bandwidth of the output voltage loops can be set well-below 2ω g [20] , which though sacrifices the dynamic performance of the DER converters. In [21] , the mean value of the bus voltage, rather than its instantaneous value, is calculated and taken as the feedback signal to eliminate the second-order harmonic in the voltage loops. For the same purpose, a notch filter based on the second-order generalized integrator is added in the output voltage feedback path in [22] . In these approaches, frequency-adaptive notch filters can be used to obtain more precise performances under fluctuating line frequency [23] , [24] , and multiple notch filters can be adopted to cope with multiple harmonic frequencies [25] . However, since notch filters introduce −π/2 phase lag around the characteristic frequency (i.e., 2ω g ), the bandwidth of the voltage loop is limited to be below 2ω g to avoid instability. In order to improve the dynamic performance of converters with low-bandwidth (less than 2ω g ) voltage loops, a load current feedforward path consisting of a notch filter is adopted in [26] , and a virtual impedance in parallel with the dc-bus capacitor is introduced in [18] . Both the load current feedforward method and the parallel virtual impedance method should be calculated based on the inverse of the converters transfer functions, which complicates the design. This paper extends the research carried out in [7] , presenting additional current suppression methods, improved analyses, design principles, and additional experimental results. In particular, four different methods for second-order harmonic currents reduction are discussed herein: adoption of a notch filter, a modified notch filter, a resonant regulator, and a modified resonant regulator. The implementations called modified notch filter and modified resonant regulator are proposed herein. The modified schemes can be simply inserted into high-bandwidth loops, without specific concerns about stability. Hence, the proposed approaches give an efficient way to tackle the second-order harmonic current issue and to achieve good dynamic performance, concurrently. The remainder of this paper is organized as follows. Section II gives the small-signal model of a DER converter. Section III investigates the method using a notch filter, focusing on the converter output impedance and stability. Section IV introduces the modified notch filter and compares its performance with the notch filter; the design of the filter is reported in this section too. Section V briefly discusses the resonant regulator and the modified resonant regulator methods. Section VI summarizes and compares the obtained results. Section VII reports the experimental verification of the presented theoretical results and the methods. Finally, Section VIII concludes this paper.
II. DROOP-CONTROLLED CONVERTER MODEL
A generic droop-controlled DER converter is displayed in Fig. 2 . The control scheme is composed of three loops: the inductor current loop; the voltage loop; and the droop loop. G i (s) and G v (s) are controllers used to regulate the inductor current i l and the output voltage v o , respectively. The droop loop is closed on top of the current and voltage loops. The parameter r d is the droop coefficient, V 0 is the voltage set point under no load condition. Typically, step-up dc-dc converters are utilized as DER converters [27] , [28] . Without loss of generality, a droop-controlled bidirectional boost converter, shown in Fig. 3 , is referred to in the following analysis.
The linearized circuit equations of the boost converter around an operation point are as follows [29] : where the diacritic mark indicates the ac small signal, V op is the static output voltage, I lp is the static inductor current, and D p is the static duty cycle. In the steady state, the input voltage V in equals (1 − D p ) · V op , and the static output current
Then, by combining (1) and (2), the state variablesî l andv o can be expressed as follows:
The power stage of the boost converter can be described by the transfer functions
The final block diagram of the linearized droop-controlled boost converter is displayed in Fig. 4(a) . When the inductor current loop is closed and the other two loops are open, the output impedance Z oi (s) can be calculated as follows:
where
is the open-loop transfer function of the inductor current loop given as follows:
By including Z oi (s) in the block diagram, the equivalent model shown in Fig 
where T iCL (s) is the closed-loop transfer function of the inductor current loop given as follows: (10) with all the three loops closed.
Then, the output impedance with all the three loops closed is as follows:
Z o (s) can be further derived by decoupling the output capacitance 1/sC o from Z oc (s) given by the following:
As an example, Fig. 5 shows the bode diagram of Z o (s) that refers to the system in Fig. 3 ,
The current loop and voltage loop bandwidths are equal to 2 kHz and 650 Hz, respectively. Notably, |Z o (s)| is about 4.8 dB (i.e., 1.7 Ω) at twice the line frequency 2ω g (i.e., 100 Hz), which means that even a relatively small second-order harmonic voltage ripple would lead to a large associated current flowing at the resource side of the converter. Actually, if the voltage control bandwidth is high enough, the output impedance at 2ω g can be as low as r d , producing an even higher second-order harmonic current.
III. ADOPTION OF A NOTCH FILTER
To mitigate the second-order harmonic current, a common way is to decrease the voltage loop gain at twice the line frequency, that is, to reduce the second-order fluctuations in the current reference i ref . A notch filter G nf (s) can be adopted to this purpose
where ω c is the center frequency of the notch and ξ 1 and ξ 2 are two coefficients related to the filter bandwidth and the notch depth. With the decrease in the ratio ξ 1 /ξ 2 , the notch at ω c gets deeper (i.e., higher attenuation). The filter bandwidth becomes wider as ξ 1 decreases or ξ 2 increases. An instance of G nf (s) is displayed in Fig. 6 . The bandwidth of this notch filter is 100 Hz and the notch depth is −60 dB. resulting control scheme adopting a notch filter is displayed in Fig. 7 .
A. Output Impedance
According to Fig. 7 , the converter output impedance Z oc nf (s) with G nf (s) inserted is obtained as follows:
is the open-loop transfer function of the voltage loop with G nf (s) inserted and given as follows:
As G nf (s) shows a high attenuation at 2ω g , |T v nf (j2ω g )| is small. Hence, Z oc nf (j2ω g ) can be approximated as follows:
and Z o nf (s) can be expressed as follows:
The bode diagram of Z o nf (s) is displayed in Fig. 8 . The notch filter G nf (s) used here has a bandwidth of 10 Hz and a notch depth of −60 dB, with ω c = 2π · 100 rad/s, ξ 1 = 5.0 × 10 −5 , and ξ 2 = 5.0 × 10 −2 . It can be noticed that Z o nf (j2ω g ) has a magnitude of 22 dB (i.e., 12.6 Ω), which is 7.4 times Z o (j2ω g ). Consequently, with G nf (s), the second-order harmonic current is notably reduced. 
B. Stability Analysis
It should be noted that if the crossover frequency of the voltage loop is above 2ω g , which is typically the case in practice, G nf (s) brings two additional zero crossings: one below 2ω g , and the other above 2ω g . Notably, G nf (s) introduces large phase lags at frequencies below 2ω g , reducing the phase margin at the corresponding zero crossing and weakening significantly the stability of the voltage loop. • at 100 Hz. By employing G nf (s), T v nf (s) has two additional zero crossing points around 100 Hz. At the zero crossing below 100 Hz, the phase margin is drastically reduced to 22
• . To maintain the system stability, the voltage control bandwidth should be redesigned to fall below 100 Hz, resulting in a slow dynamic response.
IV. ADOPTION OF A MODIFIED NOTCH FILTER
In order to concurrently achieve fast dynamic response and good stability margin, a modified notch filter G mnf (s) is proposed herein in place of G nf (s) in Fig. 7 where α, which is larger than 1, is the deviation factor; if α = 1,
with different values of α is displayed in Fig. 10 . By increasing α, the two poles of G mnf (s) move to higher frequencies. Consequently, the phase lag below ω c reduces while keeping a high attenuation at ω c . The term 1/α 2 is used to correct the gains to 1 at high frequency, so that G mnf (s) does not change the original crossover frequency of the voltage loop. However, by doing so, the static gain of G mnf (s) is less than 1.
A. Stability Improvement
To investigate the effect of G mnf (s) on the converter stability, the open-loop transfer function T v m nf (s) of the voltage loop with G mnf (s) inserted is considered as follows:
The bode diagram of T v m nf (s) is displayed in Fig. 11 . The G mnf (s) reported here have different α, but the other parameters are kept constant (i.e., ω c = 2π · 100 rad/s, ξ 1 = 5.0 × 10 −5 , and ξ 2 = 5.0 × 10 −2 ). Remarkably, the phase margin rises from 22
• to 59 • , with a slight increase in α from 1.00 to 1.04, showing a significant stability improvement. Since the instability is avoided, the voltage control bandwidth can be kept at the original value, that is, 650 Hz. Compared to the case with the traditional notch filter, the converter dynamic response is much faster.
It is worth observing that the phase improvement induced by G mnf (s) is determined only by the filter parameters, and it is not influenced by physical system variations. Clearly, to always ensure an adequate phase margin also in the presence of a wide range of operating conditions, G mnf (s) should be designed by referring to the operation point showing the worst (i.e., minimum) phase at 2ω g . From this perspective, Fig. 12 shows the voltage loop stability under different operation points using G mnf (s) with α equal to 1.04. Notably, the phase margin is always higher than 45
• .
B. Output Impedance
By replacing G nf (s) with G mnf (s) in Fig. 7 , the output impedance Z oc mnf (s) can be expressed as follows:
Z o m nf (s) can be calculated by decoupling 1/sC o from Z oc mnf (s) as follows:
The bode diagram of Z o m nf (s) is shown in Fig. 13 . G mnf (s) adopted here uses α = 1.04. Since G mnf (s) also brings |Z o m nf (j2ω g )| to 22 dB (i.e., 12.6 Ω), it has the same performance as G nf (s) (see Fig. 8 ) in rejecting the second-order harmonic current.
C. Filter Design
A modified notch filter G mnf (s) has one additional parameter (i.e., α) compared to the notch filter G nf (s). The selection of α is discussed in the following.
The deviation factor α is utilized to increase the phase margin of the voltage loop. As compared to G nf (s), G mnf (s) gives a high phase gain at 2ω g , and the phase gain reduces as the frequency strays from 2ω g (see Fig. 10 ). In different application cases, voltage loops with G mnf (s) inserted may have different crossover frequencies around 2ω g , so the phase margin improvements brought by G mnf (s) differ from case to case. Fortunately, as long as the implemented G mnf (s) has a narrow notch, the crossover frequency locates in the vicinity of 2ω g (see Fig. 11 ). In this case, the phase gain of G mnf (s) at the crossover frequency is approximately equal to the phase gain at 2ω g , that is, ∠G mnf (j2ω g ). This estimation makes the selection of α independent from the specific application case, simplifying the design procedure. The phase gain of G mnf (s) at 2ω g can be calculated as follows:
The value of α for a desired phase gain φ (0 < φ < π/2) is as follows:
Fig. 14 displays the relationship between φ and α. Notably, the larger the required phase improvement, the larger the required value of α. As an example, let us consider the choice of α to reach a phase margin of 60
• in the case of Fig. 9 , where the phase margin is displayed to decrease to 22
• after inserting the notch filter. Being the necessary phase lead equal to 38
• , by referring to (21) or Fig. 14 , it is possible to find that the desired phase margin improvement can be achieved if α is set to 1.04. In  Fig. 11 , the final result is obtained by employing a modified notch filter with α = 1.04, showing an obtained phase margin of 59
• . Fig. 15 . Second-order harmonic current provision by adopting a resonant regulator G rr (s) [defined in (22)]. G rr (s) can be replaced by the modified resonant regulator G mrr (s) [defined in (23)].
V. ADOPTION OF A RESONANT REGULATOR AND A MODIFIED RESONANT REGULATOR
An alternative way to suppress the second-order harmonic current is to actively regulate it to zero. A resonant regulator G rr (s) can be adopted to this end, as shown in Fig. 15 . The expressions of G rr (s) is shown as follows:
where ω r is the resonant frequency, and λ 1 and λ 2 are two coefficients. G rr (s) not only provides the unity gain, but also amplifies the error between 0 and i l at 2ω g . The final outcome of this approach is determined by the gain of G rr (s) at 2ω g : the higher the gain, the smaller the second-order harmonic current. Particularly, if the gain is infinite, the second-order harmonic current can be totally compensated. A modified resonant regulator G mrr (s), constructed in a way similar to G mnf (s), can be used in place of G rr (s) in Fig. 15 . Its transfer function is given as follows:
where β, which is larger than 1, is the deviation factor. If β = 1, G mrr (s) is equivalent to G rr (s). The zeros of G mrr (s) are moving to higher frequencies by increasing β. To keep the original crossover frequencies of the current and the voltage loops, the gains at high frequencies are set to 1 by the term β 2 . It should be noted that, since the static feedback gain of the current loop is β 2 instead of 1, the output limitations of the voltage regulator G v (s) should be changed correspondingly.
The bode diagrams of an instance of G rr (s) and G mrr (s) are displayed in Fig. 16 , using ω r = 2π · 100 rad/s, λ 1 = 1.6, λ 2 = 1.6 × 10 −3 , and β = 2.0. G rr (s) and G mrr (s) both have high gains at 2ω g . Notably, G mrr (s) shows less phase lead below 2ω g than G rr (s). 
A. Output Impedance

B. Stability Analysis
To investigate the influence of G rr (s) and G mrr (s) on the stability, the bode diagrams of the open-loop transfer functions T v rr (s) and T v mrr (s) of the voltage loop are reported in Fig. 18 . 
TABLE I COMPARISON OF HARMONIC CURRENT SUPPRESSION METHODS
It is possible to notice that T v rr (s) has two additional zero crossings around 2ω g , and the phase margin is only 12
• below 2ω g . Hence, the converter stability worsens considerably after inserting G rr (s). On the contrary, T v mrr (s) has a phase margin of 64
• , and the system stability is significantly improved by adopting G mrr (s). Accordingly, the voltage loop bandwidth can be kept at 650 Hz by adopting G mrr (s), whereas it must be reduced to fall below 100 Hz with G rr (s). As a consequence, the converter shows a better dynamic performance if G mrr (s) is employed.
C. Regulator Design
It can be observed from (23) and (16) that G mrr (s) resembles G mnf (s) in terms of structure. Therefore, the design methodology of G mnf (s) described in Section IV-C can be adopted also to G mrr (s). Since β is used to enhance the voltage loop stability, β should be chosen on the basis of the desired phase margin improvement. Note that G mrr (s) introduces a phase lag in the current loop, which turns out to be a phase lead in the voltage loop. Actually, the phase margin improvement is roughly equal to the phase gain of 1/G mrr (j2ω g ). In practice, in order to simplify the design process, β can be selected according to the phase change of 1/G mrr (j2ω g ), which can be expressed as follows:
Fig . 19 displays the relationship between the desired phase improvement φ and β. Notably, for a phase improvement from 0
• to 50
• , the value of β varies from 1 to 1.1. Table I summarizes the performances of the suppression methods analyzed in Sections III-V. The methods are compared by considering effectiveness in suppressing secondorder harmonic currents and impact on converter stability.
VI. SUMMARY AND COMPARISONS
Regarding the reduction of the second-order harmonic current, the notch filter G nf (s) and the modified notch filter G mnf (s) are able to remove the second-order ripple in the current reference, whereas the approach using the resonant regulator G rr (s) and the one employing the modified resonant regulator G mrr (s) are capable of canceling the second-order ripple in the measured actual current. Hence, G rr (s) and G mrr (s) are expected to have better suppression performances than G nf (s) and G mnf (s).
Regarding the impact on converter stability, G nf (s) and G rr (s) drastically deteriorate the system's stability if the voltage loop has a control bandwidth above 2ω g . In contrast, G mnf (s) and G mrr (s) allow higher phase margins for the control system and, consequently, stable voltage control loops with wider control bandwidths.
VII. EXPERIMENTAL RESULTS
The laboratory-scale experimental test bed represented in Fig. 20 , constituted of one full-bridge GIC and three boost DER converters, is considered to evaluate the methods discussed herein. Constant power load and resistive load are both installed in the prototype. System parameters, unless otherwise specified, are reported in Table II . The total bus capacitance C b is the sum of all the capacitances connected to the bus. The inputs of the boost converters are connected to a dc source. The GIC and DER converters are controlled in droop, with the same droop coefficient r d . The dc-bus voltage is set to range between 360 and 400 V. The bandwidths of the inductor current loop and the output voltage loop of the DER converters are set to 1 kHz and 150 Hz, respectively, without including notch filters or resonant controllers. These control parameters are reasonable and aligned with those found in other microgrid implementations [30] , [31] .
A. Operation With No Harmonic Suppression Provisions
In this test, the GIC and DER #1 are in operation. A basic droop controller (see Fig. 3 ) is implemented on DER #1, without any second-order harmonic current suppression technique. The experimental result is given in Fig. 21 . Measured signals are marked in Fig. 20 . The dc-bus voltage v bus is measured in the dc coupling mode of the oscilloscope, with an offset of 380 V.
In Fig. 21(a) , default value of the droop coefficient r d is used, that is, 0.76 V/A. Due to the second-order power generated by the single-phase GIC, there is a second-order bus voltage ripple with a peak-to-peak value of about 4 V. An associated current ripple with amplitude of about 6.7 A is measured in i in 1 . In this case, the second-order harmonic ripple amounts to about 27% of the nominal value. Further, r d is doubled and the corresponding experimental result is presented in Fig. 21(b) . v bus shows a larger dc deviation from the nominal value and has a similar second-order harmonic ripple of 4 V. The harmonic current ripple is reduced to around 5.6 A but still accounts for a significant portion (22%) of the nominal value.
B. Evaluation of Steady-State Performances
The steady-state performances of the analyzed suppression methods are now considered. Fig. 22(a) and (b) . Although v bus shows a ripple with a peak-topeak value of 5 V, the corresponding ripple in i in 1 is effectively reduced. 
2) Resonant Regulators:
The steady-state experimental results of the methods adopting the resonant regulator G rr (s) and the modified resonant regulator G mrr (s) are presented in Fig. 22(c) and (d) , respectively. The implemented G rr (s) and G mrr (s) use ω r = 2π · 100 rad/s, λ 1 = 1.6 × 10 −1 , λ 2 = 1.6 × 10 −4 , and β = 1.06. Notably, the second-order harmonic ripple in i in 1 is well-eliminated.
The second-order harmonic component in the inductor current is also extracted by performing a discrete Fourier transform over a time window of 2.5 s sampled at 200 kS/s. The results are reported in Table III . Compared to the cases using G nf (s) or G mnf (s), the current ripple is better rejected by solutions G rr (s) or G mrr (s). It should be also noticed that, as the inductor current has a dc component of 5.5 A, the ripple differences between these four methods are relatively small. Fig. 22 (a)-(d) displays an increase in the bus voltage ripple when harmonic suppression methods are applied. This is due to the larger magnitude of Z o (s) at twice the line frequency attained by the suppression techniques, which prevents the DER converters from draining the second-order harmonic power affecting the dc bus.
C. Evaluation of Stability Performances
The dynamic processes of activating the second-order harmonic current suppression methods are now reported to show the stability performances of the considered approaches. Fig. 23(a) shows the experimental result of activating G nf (s). In the dynamic process, an oscillation can be observed in the bus voltage. Looking at the envelope, v bus shows a peak of 1.9 V in the first oscillation cycle and reaches steady state after three cycles, which indicates a poor stability margin. Fig. 23(b) refers to the activation of G mnf (s). As compared to G nf (s), the bus voltage oscillation spike becomes smaller, indicating a better system stability, which shows the advantage of the proposed modified notch filter G mnf (s).
1) Notch Filters:
2) Resonant Regulators: Fig. 23 (c) and (d) shows the experimental results of activating G rr (s) and G mrr (s), respectively. After activating G rr (s), v bus shows an oscillation with an overshoot of 3.2 V. Whereas, if G mrr (s) is considered, the bus voltage oscillation overshoot reduces to 1.1 V. This shows that the proposed modified resonant regulator G mrr (s) is able to improve the system stability.
D. Evaluation of Dynamic Performances
The transient processes of load step are presented herein to assess the dynamic speed of DER converters with the modified approaches. In this test, the GIC and three DER converters are all activated. For the purpose of comparison, a low-bandwidth (corresponding to 50 Hz voltage loop bandwidth) voltage regulator, whose transfer function is 1.2 + 153/s, is also implemented. 1) Notch Filters: Fig. 24(a) shows the experimental result of load change, with the 50 Hz voltage regulator and G mnf (s). Because of the low-bandwidth voltage loop, v bus shows a significant drop during the transient. On the other hand, Fig. 24(b) shows the experimental result of the same load change, with the default 150 Hz voltage regulator and G mnf (s). Thanks to the increase in the voltage control bandwidth, v bus smoothly transits to the new steady state. Therefore, a high-bandwidth (over 2ω g ) voltage loop, which is the benefit brought by the proposed G mnf (s), enables better dynamic performance and tighter dc-bus voltage regulation.
2) Resonant Regulators: Fig. 24 (c) and (d) reports the experimental results about the dynamic speed with G mrr (s) employed. Performing a load step in the dc microgrid, v bus dips notably in Fig. 24(c) , with the 50-Hz voltage regulator. On the contrary, the bus voltage drop is not observed with the 150-Hz voltage regulator in Fig. 24(d) , validating the advantage of the proposed G mrr (s).
VIII. CONCLUSION
In this paper, we presented four second-order harmonic current suppression methods for droop-controlled DER converters in dc microgrids coupled with ac power systems. The methods were based on the adoption of a notch filter, a modified notch filter, a resonant regulator, and a modified resonant regulator. They all allow converters connected to dc buses presenting a significant second-order harmonic voltage ripple to be free from corresponding current fluctuations at resource side. It was shown that, for the method adopting a notch filter and the one employing a resonant regulator, the voltage control bandwidth was limited to be below 2ω g to ensure stability, because these methods introduced large phase lags and high attenuation below 2ω g in the voltage control loop. Instead, in the case of the modified methods proposed in this paper, voltage control bandwidth could be designed to be above 2ω g while preserving stability and improving the converters dynamics. These four methods were verified experimentally on a prototype composed of three DER converters and one single-phase GIC.
